


Provided for non-commercial research and education use.  
Not for reproduction, distribution or commercial use.



This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and sharing with colleagues.

Other uses, including reproduction and distribution, or selling or licensing copies, or posting to personal, institutional or third party websites are prohibited.

In most cases authors are permitted to post their version of the article (e.g. in Word or Tex form) to their personal website or institutional repository. Authors requiring further information regarding Elsevier's archiving and manuscript policies are encouraged to visit:

<http://www.elsevier.com/copyright>



Contents lists available at ScienceDirect

# Microelectronic Engineering

journal homepage: [www.elsevier.com/locate/mee](http://www.elsevier.com/locate/mee)

## Performance characterization of III–V power devices

A. Stopel\*, M. Leibovitch, Yoram Shapira

School of Electrical Engineering, Tel Aviv University, Ramat Aviv 69978, Israel

### ARTICLE INFO

#### Article history:

Received 7 March 2008

Accepted 29 May 2008

Available online 11 June 2008

#### Keywords:

Power transistor  
High power amplifier  
Power performance  
Breakdown  
Impact ionization

### ABSTRACT

The power performance of GaAs/AlGaAs pseudomorphic high electron mobility transistors (PHEMTs) has been modeled by using the statistical Design of Experiment approach. Empirical models for the small signal gain, output power and power added efficiency have been developed. The “walk-out/in” phenomenon has been observed in the devices as a result of power measurements. The evolution of surface photovoltage spectra after RF power stress indicates accumulation of positive electrical charge in the buffer and the surface layer of the devices.

© 2008 Elsevier B.V. All rights reserved.

### 1. Introduction

The performance of high power amplifiers (HPAs) is continually being improved in terms of power density, efficiency and gain without any reduction in reliability requirements [1–3]. Efforts in this direction have become a major driving force of device evolution with a focus on device structure and material composition [4,5].

Optimization of HEMT performance for different frequency bands and applications involves a tradeoff between device parameters. The optimization considers epi-structure, layer properties and lateral geometry, which have strong impact on the power figures of merit [6]. However, a complicated interplay between geometrical parameters, which influence the DC and RF device parameters, makes it impossible to use the “best guess approach” for exploiting the full potential of the technology. In addition, device simulators encounter significant problems in predicting actual device performance, which makes device optimization practically impossible. Under such conditions, there is a need for a robust statistical approach, based on empirical models rather than on pure “a priori” calculations [7,8].

Hot carriers play an essential role in a wide variety of modern electronic devices. Under actual operational conditions, these carriers often cause generation and/or accumulation of electrical charge at localized electronic states in the device. This is manifested when the HPA is operated under small signal and RF stress that are followed by impact ionization (II) processes [9]. These localized states are defects either in the original epi-structure or

induced during the manufacturing process. The associated charges lead to a ‘new’ potential landscape in a device that manifests itself in shifts of the DC/RF device parameters – “walk-out/in” effects. The challenge is to develop a non-destructive technique, which may be applied at the entire chip level, making it possible to locate the accumulated charge in a given device.

Surface photovoltage spectroscopy (SPS) is a powerful tool for monitoring electric fields in HEMT structures [10]. It monitors changes in the semiconductor surface work function that are induced by absorption of monochromatic light, giving rise to surface photovoltage (SPV). The high sensitivity of this technique may be used to define whether the charge is localized at the surface or in a buffer layer.

In this paper, an empirical model based on the experimental data is being proposed. The use of the DOE (Design of Experiment) methodology for modeling output power, power added efficiency (PAE) and gain in a power transistor and HPAs, is shown. Reliable empirical models of the key device parameters have been extracted successfully, demonstrating clear and unambiguous impact of the device geometry on its performance. Power performance modeling is demonstrated and evaluated for the mature PHEMT device technology presented by HPA at 10 GHz. A methodology for direct monitoring of hot-carrier accumulated charge and walk-out/in phenomena in PHEMT devices is shown. SPS has demonstrated high sensitivity and provided a clear physical picture of the phenomena involved. The technique may be applied to any solid-state HPA technology, without losing the universality of the approach.

Section 2 describes the device structure, the experimental setup and the software tools. The measurement results and empirical modeling are discussed in Section 3. The conclusions are presented in Section 4.

\* Corresponding author. Tel.: +972 57 8126765.  
E-mail address: [stopel-a@013.net](mailto:stopel-a@013.net) (A. Stopel).

## 2. Experimental

A 0.25  $\mu\text{m}$  gate power PHEMT was used as the basic element in this research. It included double heterostructure GaAs/AlGaAs/InGaAs MBE-grown epi-wafers, which incorporate double Si planar delta doping as a source of channel carriers (concentration –  $N_s$ ), conventional alloyed AuGeNiAu, Ohmic contacts, and a double-recessed sub-micron T-gate. The vertical structure was made in two versions with a different screen layer thickness –  $D_s$ . Version EI had an 8 nm thick screen layer and version EII had a 15 nm thick screen layer.

The transistor microwave performance is usually assumed to depend on the unit cell lateral geometry. The geometrical parameters includes: gate recess ( $L_{wr}$ ), drain-source spacing ( $L_{ds}$ ), gate-recess spacing ( $L_{wr,g}$ ), source-recess spacing ( $L_{s,wr}$ ) and gate length ( $L_g$ ). These key lateral layout parameters of the transistor are shown in Fig. 1. They determine the electric fields in the transistor at the desired working point under DC and RF conditions.

The statistical Design of Experiment (DOE) approach to transistor design allows deriving correlations between device performance and geometry [7,8]. Due to the complex geometry and non-linear performance of HEMTs, the derivation of an analytical dependence of device geometry on performance parameters is a very difficult task. The DOE method makes it possible to design a device matrix with different lateral and structural geometrical parameters. Thus, correlations between the geometrical parameters and measured electrical characteristics can be statistically established.

The variables for the device matrix were based on a combination of the key lateral layout parameters of the power HEMT. The two-level device matrix makes it possible to model the electrical characteristics of the matrix taking into account the entire first and second order effects. Without loss of generality [11,12], the following ranges of five key layout parameters have been chosen in our case to optimize a 10 GHz HPA:  $L_g$  – 0.2–0.3  $\mu\text{m}$ ,  $L_{wr}$  – 1.4–1.7  $\mu\text{m}$ ,  $L_{ds}$  – 3–3.5  $\mu\text{m}$ ,  $L_{wr,g}$  – 0.4–0.6  $\mu\text{m}$  and  $L_{s,wr}$  – 0.7–0.9  $\mu\text{m}$ . The device matrix has been manufactured and measured on wafers with two different carrier concentrations ( $N_s = 3 \times 10^{12}$  and  $3.2 \times 10^{12} \text{ cm}^{-2}$ , respectively) from different lots.

To evaluate the transistor power performance, the output power, gain and power added efficiency figures of merit have been used. These figures make it possible to compare the transistor performance and select the best device for a given specific application.

The general form of the equation describing the effect of the model terms (layout dimensions) on the modeled parameters (measured values) is given by

$$\Phi = A_0 + \sum_n A_n \cdot P_n + \sum_{n,m} A_{nm} P_n P_m, \quad (1)$$

Where  $\Phi$  the modeled parameter,  $P_{n,m}$  are the model terms and  $A_{n,m}$  are correlation coefficients.

The power measurements were performed using electromechanical tuners. On-wafer load-pull measurements were used to obtain the characteristics of the PHEMT at 10 GHz in several operational DC ranges:  $V_{ds} = 5\text{--}9 \text{ V}$ ;  $V_{gs} = -1.1$  to  $-0.6 \text{ V}$ , for several input/output impedances (the typical source-drain breakdown voltage ( $V_{br}$ ) is higher than 18 V). The  $P_{in}\text{--}P_{out}$  characteristics of the PHEMTs were measured in the range of output impedance:  $R = 10\text{--}35 \Omega$ ;  $jX = -12\text{--}+18 \Omega$ , which covers the region of the optimal impedances. The load tuners were selected to provide the best matching for maximum power performance, corresponding to  $\sim 2\text{--}3 \text{ dB}$  gain compression under actual operational conditions. The setup consisted of a number of basic blocks: DC power supply, RF Source, passive load-pull, and a computer. Fig. 2 shows a schematic representation of the setup.

A detailed description of the SPS technique and its applications may be found in Ref. [13]. This technique has been successfully applied for characterization of novel structures and devices [14–18]. SPS makes it possible to monitor the evolution of the electric field distribution within a device as a function of the operational conditions. With SPS, the change in the contact potential difference (CPD) between a reference gold electrode and a semiconductor surface is monitored as a function of photon energy. The total signal is a combination of signals, which are a function of the light absorption and electric fields in all the structure layers penetrated by light. The two oppositely directed electric fields in the buffer and Schottky layer define the potential profile of the structures. Since the CPD is sensitive to the electric field direction, the CPD signals resulting from the buffer and Schottky layers are of opposite signs (positive from the buffer and negative from the Schottky layer).

Absorption of light in the quantum well (QW) creates electron-hole pairs. While electrons are confined to the QW by the fields in the buffer and Schottky layers, holes are swept by the electric field in the buffer or in the Schottky layer direction, contributing to signals with opposite signs.




Fig. 1. Schematic diagram of the double-recessed HEMT.




Fig. 2. Schematic representation of the load-pull measurement setup.

For each transistor under test, output power, efficiency, gain, gate/drain currents were collected. All electrical measurements were performed on the wafer using a HP 4155C semiconductor analyzer and an 8510C network analyzer and a passive load-pull. The statistical analysis of the data was carried out using SAS software (JMP 5.0). The SPS measurements were performed in air using a commercial Kelvin probe unit (Besocke Delta Phi, Germany). The optical system consisted of a 250-W tungsten-halogen lamp, a double monochromator (Oriel, USA) and a set of band pass filters to avoid second order harmonics. The measurement sensitivity was about 1 mV and the light intensity was at the order of  $10 \mu\text{W}/\text{cm}^2$  at a wavelength of 750 nm. Neutral density filters controlled the light intensity.

### 3. Results and discussions

Fig. 3 shows the results of the load-pull tests in terms of  $P_{\text{out}}$  as a function  $P_{\text{in}}$  for the different devices. Devices with 0.3 mm gate periphery demonstrated a maximum output power 900 mW/mm when the gate bias was set to  $-0.9 \text{ V}$  and the drain bias to  $8 \text{ V}$ . The spread in output power at a given incident power  $P_{\text{in}}$ , reflects the impact of the device geometry and carrier concentration on the power performance. For instance, at incident power  $P_{\text{in}} = 18.5 \text{ dBm}$ , the output power varied between 650 mW/mm and 900 mW/mm. The following empirical formula was extracted from the measured data:

$$P_{\text{out}}[\text{mW}/\text{mm}] = -723 + 6.17e^{-10} \cdot N_s - 860 \cdot I_g + 143 \cdot L_{\text{wr},g} - 33 \cdot L_{s,\text{wr}} - 104 \cdot L_{\text{wr}} \quad (2)$$

The output power is proportional to the product of the maximal current and the breakdown voltage ( $I_{\text{max}} \times V_{\text{br}}$ ) defining the power swing. The breakdown voltage is marked by a sharp increase in the gate/drain current [19,20] and is defined by a direct measurement, where the negative gate current ( $I_g$ ) reaches a magnitude of  $1 \text{ mA}/\text{mm}$ . The increase in  $I_g$  is due to minority carriers (holes), which are generated by the impact ionization process. This process entails free carrier generation in the transistor. The output power is affected by  $N_s$  and  $L_g$ , which define  $I_{\text{max}}$ : Increasing  $N_s$  and decreasing the gate length contribute to increasing saturation current and  $P_{\text{out}}$ . The layout parameters  $L_{s,\text{wr}}$  and  $L_{\text{wr},g}$  define the electrical field in the drain-source region, becoming a limiting factor of  $V_{\text{br}}$ . Therefore, an increase in the gate-recess distance will lead to an increase in  $V_{\text{br}}$  and consequently to an increase of output power. The recess width ( $L_{\text{wr}}$ ) impacts the output power through two competing phenomena: On the one hand, a reduction in  $L_{\text{wr}}$  leads to an increase in  $I_{\text{max}}$  due to reduction in the open surface area; On the other hand, a reduction in  $W_r$  leads to a decrease in the breakdown voltage ( $V_{\text{br}}$ ) of the device due to the increasing maximal electrical field. Since the relative impact of  $L_{\text{ds}}$  is small, it is not included in the equation.

Fig. 4a shows the quality of the model. The model, including only the main effects, predicts the measured values by 88%. Therefore, for the sake of simplicity, the second order effects can be excluded without significant loss of information.

The following analysis is based on data collected from a single wafer. Therefore, only the layout effect is estimated. The following empirical formula for small signal gain has been extracted from the measured data:

$$\text{Gain (dB)} = 17 - 5 \cdot L_g \quad (3)$$




Fig. 3. Output power –  $P_{\text{out}}$  [mW/mm] as a function of input power –  $P_{\text{in}}$  [dBm].




Fig. 4a. Correlation between measured and predicted  $P_{\text{out}}$  values.




Fig. 4b. Correlation between measured and predicted small signal gain values.




Fig. 4c. Correlation between measured and predicted PAE values.

The small signal gain shows dependence on gate length ( $L_g$ ), as should be expected from basic considerations [21]. A decrease in  $L_g$  from 0.3  $\mu\text{m}$  to 0.2  $\mu\text{m}$  causes improvement of the gain by 0.5 dB.

Fig. 4b shows the quality of the model. The model, including only the main effects, predicts the measured values by 90%.

The following empirical model for the power added efficiency (PAE) has been extracted from the measured data:

$$PAE(\%) = 61 - 10 \cdot L_g + 1.4 \cdot L_{ds} + 2.9 \cdot L_{wr,g} - 1.5 \cdot L_{s,wr} - 7 \cdot L_{wr} \quad (4)$$

The PAE shows considerably lower sensitivity to the layout parameters. The accumulated change in PAE is about 6% for devices with various layouts. The PAE is mostly affected by  $L_{wr}$ ,  $L_{s,wr}$ ,  $L_{wr,g}$  and  $L_g$ . The effect of the first three parameters is related to the output power, while the effect of  $L_g$  originates in the gain behavior of the device.

Fig. 4c shows the quality of the model. It predicts the measured values by 83%. Therefore, for the sake of simplicity, second order effects can be neglected without significant loss of information. As expected from the empirical model, there is a positive correlation between these parameters.

Fig. 5 shows the correlation between the output power, PAE and the small signal gain. A number of devices showed recoverable walk-out phenomena, where the output power changed during power measurements, reaching saturation values that were different from the initial ones. A set of SPS and RF measurements has been carried out to monitor changes in the potential profile. The changes in SPV spectra during an experiment may manifest itself in terms of charge accumulation at imperfections in the structure. The electric measurements were done in three steps: 1. Small signal conditions (a constant drain-source voltage of  $V_{DS} = 2\text{ V}$ ); 2. Large signal conditions,  $V_{DS} = 8\text{ V}$ ; 3. Small signal conditions,




Fig. 5. Correlation between output power, PAE and small signal gain.

$V_{DS} = 2$  V. At each step, the drain-source current and transconductance were measured as functions of the gate-source voltage.

Fig. 6 shows  $I$ - $V$  curves under small signal conditions for a PHEMT on the epitaxial structure EI in step 1 (empty squares, triangles and circle) and step 3 (filled squares, triangles and circle). The threshold voltage became more negative after large signal conditions had been applied. Under these large signal conditions a negative gate current was measured, which could be attributed to impact ionization [1,2] in the device. Impact ionization leads to significant generation of electron-hole pairs and these excess carriers contribute to the negative gate current. For  $I$ - $V$  measurements of version EII, the same negative gate current is observed under large signal conditions but there is no difference between  $I$ - $V$  curves under small signal conditions.

The CPD spectrum is measured before each electrical measurement step, i.e.: 1. before any voltage application; 2. after a small signal measurement; 3. after a large signal measurement. The evolution of SPV spectra under the above experimental conditions for a PHEMT on the epitaxial structure EI, is presented in Fig. 7. The first “peak” indicates interplay of signals from the buffer and Schottky layers as a result of light absorption in the channel (InGaAs). In the case demonstrated in Fig. 7, the signal from Schottky layer is dominant, which results in a change in the CPD. When the signal from the Schottky layer is saturated, the total CPD changes polarity.




Fig. 6.  $I$ - $V$  Curves under small signal conditions for a PHEMT on the epitaxial structure EI.




Fig. 7. Evolution of CPD spectra of a PHEMT on structure EI under various operational conditions: Squares – bare device; triangles – after exposure to small signal conditions; stars – after impact ionization.




Fig. 8. Evolution of CPD spectra of a PHEMT on structure EII under operational conditions: Squares – bare device; triangles – after exposure to small signal conditions; stars – after impact ionization.

The shape of the spectra for the three curves is the same while the peak values are different: The highest absolute value of the first peak for the bare device (squares in Fig. 7) is significantly reduced during small signal measurements. The device is driven to an open state, where the device surface is exposed to hot electrons. These carriers are trapped at the surface, which becomes more negative as compared to the pristine device, reducing the SPS signal (triangles). The highest absolute value of the first peak increases after exposure to hot electrons and holes in step 3 (stars). The ensuing large signal measurements induce electron-hole generation, whereby the holes are driven by the electric field towards either the surface or/and the buffer. Trapped holes at the surface states make the device surface more positive. The evolution of the SPS spectrum of structure EII is similar to that of EI for the first two steps, although there is no change in amplitude between measurements at steps 2 and 3.

Fig. 8 shows the CPD spectra of structure EII. The same electron trapping phenomena appear after small signal measurements. Due to the better screening capabilities in the epi-structure of version EII, there is no change in the SPS signal after large signal RF measurements.

Thus, the SPV spectrum evolution indicates significant imperfections, which are caused by some steps in PHEMT manufacturing process. The imperfections behave both as electron and hole traps. Planned variations in the epi-structure may reduce the effect of the accumulated charge at the device surfaces. SPS may be used as a quality assurance tool in such production processes.

#### 4. Conclusions

Extensive measurements and analyses of the output power, small signal gain and PAE of power PHEMTs have been carried out and corresponding empirical models have been presented. These models show good correlation with the experimental measurements and highlight the pronounced impact of the device layout parameters on the output power, which correlates with the maximal current  $I_{max}$  and the device breakdown. The small signal gain shows a clear dependence on gate length ( $L_g$ ), as expected from first principles. The PAE shows considerable lower sensitivity to the layout parameters.

A systematic evaluation of DOE as a powerful tool for power performance optimization through empirical modeling has been presented. Also, a methodology for directly monitoring walk-out phenomena in HEMT devices has been demonstrated.

The evolution of photovoltage spectra indicates the presence of two types of traps for electrons and holes in PHEMTs, which are

induced during the manufacturing process. These traps are populated during impact ionization, which occurs during power measurements.

The models may be used to predict the output power, small signal gain and PAE of a device and to optimize device performance for a chosen application. They can also provide an additional degree of freedom for sensitivity analysis at the circuit simulation level. The models can be integrated into the PHEMT model that is used in the circuit simulation software. SPS can be used as a powerful monitoring tool in manufacturing processes in order to find out the extent of “walk-out/in” effects in the device.

## References

- [1] A. Villanueva, J. del Alamo, T. Hisaka, K. Hayashi, 2003, in: *IEEE International Electron Devices Meeting*, vol. 719, 2003.
- [2] T. Hisaka, Y. Nogami, A. Hasuike, H. Sasaki, N. Yoshida, K. Hayashi, T. Sonoda, A. Villanueva, J.A. del Alamo, 2003, in: *IEEE GaAs IC Symposium*, vol. 67, 2003.
- [3] H.C. Chou, M.C. Liao, J.L. Hsu, L.S. Yip, Y.S. Wu, J.C. Chang, Y.C. Wang, C.G. Yuan, L.J. Meng, W.H. Chu, T.C. Lee, C.B. Ho, P. Chen, J.M. Lee, P.C. Chao, C.S. Wu, in: *Proc. MANTECH*, vol. 235, 2002.
- [4] W. Qun, W. Yu-Ming, F. Jia-Hui, J. Bo-Shi, L. Jong-Chul, *IEICE Trans. Electron.* E88 (2005) 7.
- [5] J. Penn, *Microwaves RF Amp.* 45 (2006) 68.
- [6] C.W. Huang, S.J. Chang, W. Wu, C.L. Wu, C.S. Chang, *Microelectron. J.* 37 (2006) 428.
- [7] G.E.P. Box, W.G. Hunter, J.S. Hunter, *Statistics for Experiments*, Wiley, New York, 1978.
- [8] H.G. Henry, K.M. Renaldo, in: *Proc. GaAs MANTECH* 195, (1998).
- [9] A. Stopel, A. Khramtsov, O. Katz, S. Solodky, T. Baksht, Y. Knafo, M. Leibovitch, Yoram Shapira, in *Proc. MANTECH* 315 (2005).
- [10] Y.T. Cheng, Y. Huang, D.Y. Lin, F.H. Pollak, K.R. Evans, *Phys. E* 14 (2002) 313.
- [11] A. Khramtsov, M. Vazokha, S. Solodky, T. Baksht, I. Ortenberg, A. Stopel, M. Leibovitch, G. Bunin, S. Hava and Yoram Shapira, in: *Proc. MANTECH*, vol. 159, 2004.
- [12] T. Baksht, S. Solodky, A. Khramtsov, M. Vazokha, A. Stopel, I. Lusetsky, M. Leibovitch, G. Bunin and Yoram Shapira, in: *Proc. MANTECH*, vol. 281, 2004.
- [13] L. Kronik, Yoram Shapira, *Surf. Interface Anal.* 31 (2001) 954.
- [14] B. Mishori, M. Leibovitch, Yoram Shapira, F.H. Pollak, D.C. Streit, M. Wojtowicz, *Appl. Phys. Lett.* 73 (1998) 650.
- [15] N. Bachrach-Ashkenasy, L. Kronik, Yoram Shapira, Y. Rosenwaks, M.C. Hanna, M. Leibovitch, P. Ram, *Appl. Phys. Lett.* 68 (1996) 879.
- [16] N. Ashkenasy, M. Leibovitch, Yoram Shapira, F.H. Pollak, T. Burnham, X. Wang, *J. Appl. Phys.* 83 (1998) 1146.
- [17] N. Ashkenasy, M. Leibovitch, Y. Rosenwaks, Yoram Shapira, K.W.J. Barnham, J. Nelson, J. Barnes, *J. Appl. Phys.* 86 (1999) 6902.
- [18] S. Solodky, N. Ashkenasy, M. Leibovitch, I. Hallakoun, Y. Rosenwaks, Yoram Shapira, *J. Appl. Phys.* 88 (2000) 6775.
- [19] M. Somerville, J.A. del Alamo, P. Saunier, *IEEE Trans. Electron. Devices* 45 (9) (1998) 1883.
- [20] M. Somerville, R. Blanchard, J.A. del Alamo, K.G. Duh, P.C. Chao, *IEEE Electron. Device Lett.* 19 (11) (1998) 405.
- [21] M. Golio, *The RF and Microwave Handbook*, CRC Press, 2000.